RubyGems Navigation menu

rggen 0.33.1

RgGen is a code generation tool for ASIC/IP/FPGA/RTL engineers. It will automatically generate source code related to configuration and status registers (CSR), e.g. SytemVerilog RTL, UVM RAL model, C header file, Wiki documents, from human readable register map specifications.

Gemfile:
= Copy to clipboard Copied!

install:
=

Versions:

  1. 0.33.1 - January 23, 2024 (16 KB)
  2. 0.33.0 - January 22, 2024 (16 KB)
  3. 0.32.2 - January 03, 2024 (16 KB)
  4. 0.32.0 - December 28, 2023 (16 KB)
  5. 0.31.3 - October 18, 2023 (16 KB)
Show all versions (67 total)

Runtime Dependencies (6):

Owners:

Pushed by:

Authors:

  • Taichi Ishitani

SHA 256 checksum:

01ed0bfb81985411af63ef02e1b98338b013a7e8e9f575ec4e3e5eb161541ce8

Total downloads 87,467

For this version 1,136

License:

MIT

Required Ruby Version: >= 3.0

New versions require MFA: true

Version published with MFA: true

Links: